

WHAT IS CLAIMED IS:

1 1. A semiconductor package seal ring, comprising:
2 a plurality of insulating layers;
3 a plurality of conductive runners each embedded in one of the insulating layers,
4 wherein each of the conductive runners includes an opening therein; and
5 a plurality of conductive posts each contacting one of the conductive runners and
6 extending through at least one of the insulating layers and at least partially through the
7 opening of another one of the conductive runners.

1 2. The semiconductor package seal ring recited in Claim 1 wherein each of the
2 conductive posts is laterally disposed from other vertically adjacent conductive posts.

1 3. The semiconductor package seal ring recited in Claim 2 wherein a first half of the
2 conductive posts are vertically aligned in a first column and a second half of the
3 conductive posts are vertically aligned in a second column.

1 4. The semiconductor package seal ring recited in Claim 1 wherein the conductive
2 runners comprise one selected from the group consisting of:
3 aluminum;
4 copper; and
5 doped silicon.

1 5. The semiconductor package seal ring recited in Claim 1 wherein the conductive
2 posts comprise one selected from the group consisting of:
3 aluminum;
4 copper;
5 tungsten; and
6 doped silicon.

1 6. The semiconductor package seal ring recited in Claim 1 further comprising a
2 plurality of films each interposing above one of the insulating layers and below one of the
3 conductive runners.

1 7. The semiconductor package seal ring recited in Claim 6 wherein each of the films
2 directly contacts an adjacent one of the insulating layers and an adjacent one of the
3 conductive runners.

1 8. The semiconductor package seal ring recited in Claim 6 wherein the films are cap
2 layers.

1 9. The semiconductor package seal ring recited in Claim 6 wherein the films
2 comprise SiN.

1 10. The semiconductor package seal ring recited in Claim 1 wherein at least one of
2 the conductive posts is in a dual-damascene structure.

- 1 11. The semiconductor package seal ring recited in Claim 1 further comprising a
- 2 plurality of etch stop layers each interposing below one of the insulating layers and above
- 3 one of the conductive runners.

1 12. A method of manufacturing a semiconductor package seal ring, comprising:
2 forming a first insulating layer;
3 forming first conductive runners in the first insulating layer;
4 forming a second insulating layer over the first insulating layer and the first
5 conductive runners;
6 forming a first conductive post contacting at least one of the first conductive
7 runners and extending at least partially through the second insulating layer and between
8 two of the first conductive runners;
9 forming second conductive runners in the second insulating layer;
10 forming a third insulating layer over the second insulating layer and the second
11 conductive runners; and
12 forming a second conductive post contacting at least one of the second conductive
13 runners and extending at least partially through the third insulating layer and between two
14 of the second conductive runners.

1 13. The method recited in Claim 12 wherein the first and second conductive posts are
2 laterally disposed.

1 14. The method recited in Claim 12 wherein the first and second conductive runners
2 comprise one selected from the group consisting of:
3 aluminum;
4 copper; and
5 doped silicon.

1 15. The method recited in Claim 12 wherein the first and second conductive posts
2 comprise one selected from the group consisting of:

3 aluminum;

4 copper;

5 tungsten; and

6 doped silicon.

1 16. The method recited in Claim 12 further comprising:

2 forming a first cap layer between the first conductive runners and the second
3 insulating layer; and

4 forming a second cap layer between the second conductive runners and the third
5 insulating layer.

1 17. The method recited in Claim 12 wherein at least one of the first and second
2 conductive posts is in a dual-damascene structure.

1 18. The method recited in Claim 12 further comprising forming a first etch stop layer
2 between the second insulating layer and the second conductive runners.

1 19. A semiconductor device, comprising:
2 active devices located in a central portion of a substrate; and
3 a seal ring located at the periphery of the substrate, the seal ring including
4 a plurality of insulating layers;
5 a plurality of conductive runners each embedded in one of the insulating
6 layers, wherein each of the conductive runners includes an opening therein; and
7 a plurality of conductive posts each contacting one of the conductive
8 runners and extending through at least one of the insulating layers and at least partially
9 through the opening of another one of the conductive runners.

1 20. The semiconductor device recited in Claim 19 wherein each of the conductive
2 posts is laterally disposed from other vertically adjacent conductive posts.

1 21. The semiconductor device recited in Claim 20 wherein a first half of the
2 conductive posts are vertically aligned in a first column and a second half of the
3 conductive posts are vertically aligned in a second column.

1 22. The semiconductor device recited in Claim 19 wherein the conductive runners
2 comprise aluminum.

1 23. The semiconductor device recited in Claim 19 wherein the conductive posts
2 comprise tungsten.

1 24. The semiconductor device recited in Claim 19 wherein the seal ring further
2 includes a plurality of cap layers each interposing above one of the insulating layers and
3 below one of the conductive runners.

1 25. The semiconductor device recited in Claim 19 wherein at least one of the
2 conductive posts is in a dual-damascene structure.

1 26. The semiconductor device recited in Claim 19 wherein the seal ring further
2 includes a plurality of etch stop layers each interposing below one of the insulating layers
3 and above one of the conductive runners.

1 27. A semiconductor package, comprising:
2 a substrate;
3 a plurality of insulating layers located over the substrate;
4 a plurality of conductive runners each located in one of the insulating layers over
5 a periphery of the substrate, the conductive runners defining a plurality of columnar
6 regions in the insulating layers that are unobstructed by the conductive runners; and
7 a plurality of conductive posts interconnecting the conductive runners, wherein
8 each of the conductive posts is laterally offset from another vertically adjacent conductive
9 post.

1 28. The semiconductor package recited in Claim 27 wherein the columnar regions
2 include first and second columnar regions, wherein each of odd-numbered ones of the
3 insulating layers includes a first one of the conductive posts located in the first columnar
4 regions and not in the second columnar regions, and wherein each of even-numbered
5 ones of the insulating layers includes a second one of the conductive posts located in the
6 second columnar regions and not in the first columnar regions.